huawei-mrd-kernel/Documentation/devicetree/bindings/spi/spi-xtensa-xtfpga.txt

10 lines
314 B
Text
Raw Normal View History

Cadence Xtensa XTFPGA platform SPI controller.
This simple SPI master controller is built into xtfpga bitstreams and is used
to control daughterboard audio codec.
Required properties:
- compatible: should be "cdns,xtfpga-spi".
- reg: physical base address of the controller and length of memory mapped
region.